Brewster Rules Book

NE 93 - 3rd Floor Office

check (pend. clk-1-poly-pak))
for



(load "AI:MMCM;salvage")
(salvage-editor)
"AI:LMFS;FS_DOC"

Key to 36-328
97513

To lisp room

Andrew Love x5-6488

AR 9: setnet;

pocket dict m1: dict;

filename am wpd...

← Keywords for pocket dict

on m1: WBA;
is smaller dictionary

real dict: (huge)

m1: dict; myccl >



To get cif out to Mosis



	4	2	7	10
	8	1	6	12
	12	3	9	1
	16	5		11

N	1	0
S	1	3
N	2	0
S	2	3
E	1	0
W	1	12
E	2	0
W	2	13
N	1	1
S	1	5
N	2	1
S	2	0

ml: WBA; spel


Phase 1
Phase 2
Phase 4
all 23 --> 16
0 1 --> 4
23 --> 4
16

EW = 2 Each thick × 2 loop × 4 repeats

NS = 1 Each thick

16





5 13 9 1

7 15 11 3

6 14 10 2

4 12 8 0



Side view







14
13
36
32
22
21
544

simplest for total message passing

crossbars



How many processors?
how large address
smart or dumb
what is message length? how secure is it?
smart: problems
heads come in ... left behind until
free path to 50

group for heads only

for small snakes

No Speed Brakes

Decision pud
based on destination
gen state
history of message — where it is coming from
Acts on gen

Cilinder



max depth n+1

head gen

with $\log_2 (k+1)$

head of gen
get acknowledge
sends which dir wants to go where

poss problem: encircling



Do-Do



0
1
2
3
N
S
N
S
N
S
N
S
1


generate
end

QMC

input: packages
output: queue state: Full
: Non Full

packages





Flag for full or ~~filling~~ or emptying
set by shifting from previous
Reset by finished shifting to next



used up

control for

controlling for





general

(20, 20) bit address Message ~ 30-100 bit key

(x, y). connections ~ 5-7

bus will be ~ 2-3 bit wide

must put some of it together

Address [x-field] [y-field]

On input zero detector

reset before a message comes in
count # of zero bytes if ever ≠ 0 don't count
if it gets to the magic # then set cross bars

Input reg: shifting cells

decision block: ques, # of zeroes?
destination: can it tell = advantageous [illegible]
[illegible]?

K field   1st bit K-field

use for mask over que states, then take smallest
que state if that is full ~~then~~ (or any set)
Then must go for disadvantageous direction
invert mask and retest,
if still full put in 1st free Que [= lossage]
(how to deal with [illegible], [illegible]

corporate analogy?



hand shake arbitration

comparator for Decision-tree

by Knight



arbitrator

ground propagates up until a set is encountered triggering "use this one on high"

Phase 1

now will have some flip flops set (hopefully just a few)

Jeff says is safe decision — 1 micro sec

using this comparator

for each gate we need

extra bit for full or not

2 control wires { one with inverters → drive splitter
one without → drive comparator

OVERALL



okay?

Penny - left for weekend

(see you tonight or sunday)

most Handshake Handler asyncronous

see if ^can take message then arbitrate
must be conservative

counts the not full (or filling) ques
counts input fulls
subtracts if left over then decide between options

most
use a que and masks



input asyncronous
output syncronous

· ai:husli; que newcif·

Please leave this here



A 0 1 0 1 1 1 0
B 0 1 0 1 1 0 0

A⊕B C

0 1 0 0 1 A
0 0 1 0 0 1 B

0 0 0 0 A·B

0 0 1 0 0 0 0 1 C

0 0 1 0 0 0 0 1 C·B

0 0 0 [illegible]





Length of Length per ~~* [illegible]~~
* poly-diff * top to contact
* contact width edge

R+W busses
2 bits control reg

7 λ each
single dir shift

wire
R or W bus
shift-regs
1 bit control reg

double direction shift

Shift on ϕ_1
write on ϕ_2



21

= ~~462~~ 463



write here







SHR = SH · $\overline{LO}$

SHL = LO · SH

Neither LO · SH + $\overline{LO}$ · $\overline{SH}$



TAPE 2879

232 AR9 WORMS



Que cell





ϕ_1 = shifting time or refresh

ϕ_2 = writing time or Read

for control regs must be stable during ϕ_2

$\overrightarrow{SH} = \phi_1 \cdot SH \cdot \overline{wr}$

$\overleftarrow{SH} = \phi_1 \cdot halwr$ in last $\phi_1 \cdot SH$

Neither = $SH \cdot wr$ or $\overline{SH} \cdot \overline{wr}$

for control of control regs




metal
poly





setnet

IF AR 9

- list of files



KA14LE

Holt 5129





$Nor(Nor(\overline{reg}, \overline{wr}), \overline{\Phi_2}) = wr$

$Nor(\overline{Nor(\overline{reg}, wr) + \Phi_2}) \cdot wr$

1 2 3





wba;dict letter in infofile

Spell dictionary:

small
ml:wba;Dict > (with suffix attach... e.g. ACHE/S/D ABBE/S/M) not in order
or [XX]<wbA>:Spell.dict. → Now in HULSI:DKOUT

larger (subset of 2) ml:dict;mwpd List in order

large
ml:dict;mygsl > (danny says)

to get word out of
Line starts with ^F and ends with the word (after a numeric
def. ends with next

cycle-number (pairs of num) arrival at end
1st num is how long it took
2nd is optional

c

q is worm put on q

Bug completely saturated

z typed when

cm:gouvel

(setq words array (make-array

(with-open-file (foo "~~~" :read)
(loop for

outright
Outstrip/s
Hallmark/M/S
Calvadry

spell
ver 1

wrapped
ver 2

write control







all on ϕ_1

$\overleftarrow{SH} = WT \cdot \overline{SH}$

↑ write on last cycle ↑ not reading out this cycle.

$\overrightarrow{SH}$ =


control
φ_2
$\varphi_1 \cdot SH$
control
control

Brad Kahl

MIT NE43-352
545 Tech Sq
Cambridge Ma 02139

4 lines .10 Teflon Bendix
din style

hyperion

specs:
17" x 12"
8 layers
6800 contacts - 17 rows of 400 contacts each 1/10" spacing
10 mils wire spacing

qty. 10
din connectors

connector people

Own connectors? yes reliability

send specs, sample

can you take others connectors

.10" ~10 boards 6" x 10"

Tera dyne 603-889-5156 (x464 Fern Talbott) 8

x513 Harry Cook

Make 4 layer inhouse

can order out more layers approx

they make co

Nasua NH

sent schematics
call him later or he will call

KS1025 Backplane

sending stuff

1/8"

Garry 201-846-5280 Bill Schwartz 16-18 weeks

Call back at 3:30 thrust

IPS specs wait fine

they will use other's connectors

not printed circuit finger

vary weight of copper

recommended NAFI connect

sending quotation

.015 width conductor
.015 spacing } 2

layers

For quotation: size of board # holes

Tyco Backplanes John Scussel

Use others connectors

sending rep

cannon
Winchester

See next page

EL FAB

214-233-3033 Sales ~~Engin~~ dept.

~~will call back~~ will send info

Harry Weaver x249

have mass. reps: CM Associates in Framingham Don Speil
617-872-4871 Dave Slote

~~Datacom~~

Alco ~~890-8000~~ No go say they
969-2620 ~~Jon~~ don't do it
suggested Augat

~~Augat~~

Elco 213-675-3311

Hank Horn x234+ I send
V.G connectors Drawings
He's sending stuff

No Boxes

Could do artwork

2250 Park Place
El Segundo CA 90245

Augat (extruded with ...) ~~Bill~~ Dave Maxwell will call back
762-3164

Punt

Comparator

Knight

for Bidirectional wire





diff amp good for comparators.



Yields

assuming chip 2147 is 80% yield

200×150 mils $= 6760 \times 360$ cm

$y = e^{-A/k}$

$k = \frac{A}{\ln y} = 76 \times 10^6 \mu^2$

$\therefore y = e^{-A/76\times10^6}$

$k \ln y = A$

if willing to have 25% yield then

$A = 1\ cm^2 = 10^8 \mu^2$

proc/chip:

110 bits storage/cell

½ shift reg $= 23 \times 172 = 391\ \lambda^2$

$= 1809\ \lambda^2$ /cell

x64 cell/proc $= 7 \times 10^5\ \lambda^2$

$= 28 \times 10^6\ \mu^2$

For guard cell

$\sim 10000\ \lambda^2$



Tyco
10 layers max prototype
lb

10 mils wire spacing
round/chamfer corners
press fit (no solder

inhouse 30" 30"
Do not do layers

Size, density, # of routes
line width, power layers
spacing

# of layers, copper weight

20 pcs per lot

10-12 weeks
~~Fast~~ 6 weeks premium

Bare board test
final test

$1.50 Text feature

Tyco meeting 7/21/81

Mark Newby
617-746-3865

{ 10 layers are in current production
  16 experimenting with them

{ 10 mils ~~wire~~ width + spacing standard
  8-6 is pushing, still possible but high fault rate ∴ prefer high
  (rather see more layers)

Connectors: they are most comfortable with winchester
will use anyones.
He ~~like~~ was not familiar with Din connectors, will send
winchester kit on it.
recommends press fit rather than solder

wire wrap option: unsure if possible with din connectors

maximum ~~board~~ dim 30" (-½") x 30" (-½")
↑
leeway

They do not do layouts. There are firms that do.

Takes 8-10-12 weeks for a run. 6 weeks for premium cost

Testing: 2 types 1) bare board test, they make a test bed (of pins)
to test each interconnection on a board
cost: $1.50 per hole usually not done on prototypes

2) Final test test for shorts + open with connectors on,
will tell us of problems, but they ours

No problem with current tech to do 17"x12", 10 layers ~~16~~ 16, boards, ~~xxx~~
2 wires ~~between~~ between, 800 contacts/board

Will: phone estimate, send winchester + other (if any) over

impressions:

solid person, ignorant of dim, willing to help work on half cooked specs

To get quotation:

1) dimensions of board
2) wire spacing + width
3) # of layers
4) # + Type of connectors
5) weight of copper 2oz for power + gnd } common
1oz for signal
100 symbolics (for some reason)

6) extra parts on board
power + gnd lugs

AMP connectors

1020 Series Ba connectors

lower insertion force

879-6850 M.F rp

product tech Brian Mahony 215-647-1000 x469

Lis multiple leads

36 lbs insertion force

500 series

can be put into multiple leads

for

How to program Comm Chip

easy: have a word who's bits map to the options
load during Boot

hard: self optimizing (Bla)

have gens signal processor or something like they
were used

easiest implementation:

have all options there, some can be
turned on or off, [illegible] or not

harder: Floating gate cells that can be assigned to
input / output, processor

easy 2 deep gates at input & output and [illegible]
3 deep for processor

Comm Chip
options

ques: no que
input que
output que
how deep
floating que
how many (programable?)

internal word length (this better be fixed)
constraint: delay on chip is fast least)
cycles = word length/buswidth
= 20/2 = 10

Decision Block ~~[illegible]~~ options

determined direction based on address ∴ output or input que
eg go to correct x then y

choice of directions based on address & state
eg between all advantageous directions
∴ output que optional
∴ input que optional

B

To decide if going for 0000 or 1111
must take top two bits and and determine how
many zeros or ones

Digital comparator
inverter, increment,

given k=2, ∴ comparison
4 or 6 bits

Daughter Board

Automated Artwork Generator

quantity 16 ~~15~~

4 or 6 layers

1200 pins on connectors

~~12~~ 12" x 20"

68 pins/chips X 16 X 16 chips

Airborn Dean Remillard 214-931-3282
connectors

<u>only 3 row</u>

sending stuff

180 pins max
engage force 55 lb avg 25 lb
with max .01 x # contacts force

withdrawl .019 steel pin → .35 oz

engage .0315 steel gauge .12 oz
↑
?
it is .12 or lb

Art work people

Computervision 215-1800
No Go

Applicon wrong route

Electromask No Go 213-884-5050
Paul King x184

Photo sciences

Dept 6 19825 S Wiglan

Movie Graphics
Less Woods 213-701-1004

sent 8/4
send him info to submit
20416 Pirie St
Chatsworth CA 91311

Graphic Engineering

Take "Hairbergs" tapes puts out master artwork

Then

Photo Circuits Dave St Andre will call back
516-948-1000
about PC boards

Automated [illegible] & Inc
Mike Wilson
components on daughter
pins on mother

Dont put [illegible] on
Design

Will send quote

take pin [illegible] and do cost
on both daughter & mother

multi wire — wire to wire   for Belgesano
16 mil spacing
6.2 mil insulated copper magnet wire
sending stuff

10 layers => 2 or 3 layers

can make 5 layers

300 soldered 5?

Paul Leveau 603-889-0083 call later
regional sales manager
Nashua NH

41 Simon St
Nashua NH 03060   send footprint of chip

6 weeks lead time

110 pins

Amp (connectors) Inc
1-717-564-0100
1-215-647-1000 x499 Government office
Tom Obae will call us

(-434, 0) (39 ...)

Winchester tyco connections
meeting wed 1:30
Joel Levine
~~203-274-8891~~
617-256-8791



inputs
- read
- write

$\phi_1 \cdot \overleftarrow{SH}$

$\phi_2 \cdot \overleftarrow{SH}$

init →

$\phi_1 \cdot SH$

$\phi_2 \cdot \overrightarrow{SH}$

$\overline{wr}$

$\overline{\phi_2}$

$\phi_1 \cdot \overrightarrow{SH}$

$\vec{r} \cdot \vec{w} + \vec{r} \cdot w + w \cdot \vec{r}$

$\vec{r} \cdot \vec{w}$

$\phi_2 \cdot \overrightarrow{SH}$

$\phi_2 \cdot \overrightarrow{SH}$

$\overrightarrow{SH}$ read $\cdot \overline{wr} = \vec{r} \cdot \vec{w}$

$\overrightarrow{SH}$ wr $\cdot$ read $= \vec{r} \cdot w$

NSH = read $\cdot$ wr + read $\cdot$ wr

= xor (read, wr)

$\overrightarrow{SH} = \overleftarrow{(SH + NSH)}$

$\phi_2 (\overrightarrow{SH} + NSH) = \phi_2 \cdot \overrightarrow{SH}$

$\phi_2 (\overrightarrow{SH} + NSH) = \phi_2 \cdot \overrightarrow{SH}$

start carry = 1 (inc)

Data	internal carry (inc)	next carry
0	0	0
1	0	0
0	1	0
1	1	1

carry start = 1

Data	carry (dec)	Data	carry
0	0	0	0
1	0	1	0
0	1	1	1
1	1	0	0

N Data = 0Data ⊕ carry

inc N. carry = $\overline{0}$DATA · carry

dec N carry = $\overline{0\text{DATA}}$ · carry



$$V_T = V_{T0} + \gamma \sqrt{V_{SB}}$$

↑ Body - source diff

3 transistor ram



Do

glue (6 hrs/simulation) ~~Ken~~ Batali

RAM (start putting it)

Incrementer design

Dictionary

Multimedia

mother taking artwork 11,650
etc.

table load ~~[illegible]~~ 1600

2 pieces 1300 each

3 pieces 1000 each

10 p 560 each

No assembly work

tell if power to gnd shorts

23.5 length board
2/10 each unit

Daughter tooling 16,450

table load 2,000

15 pieces 727 each

130 piece 628 each

Aug at

Barium copper & Brass

wirewrap 3 levels/pin

they do drawing

2 weeks designation

~~xxx~~ 2 weeks

daughter board probably good

22.5 x

couple ~~thousand each~~

around $1000 $1200

4



tes

mother

can wire wrap to

press fit

10¢/wire firm

15¢/wire programming (1 time)

(up to $1000) Design (1 time)

Board less connectors

+ wirewrap $500

testing for opens

give bad protocol



rise before ϕ_1 (after last ϕ_2)
fall after ϕ_2 (before next ϕ_2)
(believe

central inverter array



LSIAA Press

Speech

dpl.nlm_t

cd lsi

(break ↵)

dir directory

cd <lsi.lsiaa>

type lsiaa.lpt

FTP

connect ai

ascii

get Privacy.Life

disconnect



structure and route / route2 ; means a 3 ended wire

module interaction
- ~~turn~~ around-corner
- around-corner
- up-to assumes channel part in that direction
- right-
- down
- straight-connect assumes river or permutation connection between obvious points

wire interaction
top level constraints:
(Do-not-cross <cable-name>), (Do-not-cross *anything*)
(Can-cross <cable-name>) can-cross *anything*

?! around corner ~~top...~~ <cornerspec> <cable-name>
yuck

VDD+GND always in metal, with width

Mod Placement



bl 1 S-R bl 2

bl

(SR bl1 bl2)

(DR bl1 bl2)



S. D U
D
R
L

2 2 4 16

defconstraint 'optional-name
align-top block1
(?? input1 block2)

def constraint 'optional-name
block1 to-right-of block2

defblock (PP (contact1 b-node1)
(ppl-object Bla
constraint 'const1, *next-to-right-of block2
party inputs cable
contact1
contact2
cable3
party output wire
contact1

defwire (PP (number-of-them
from (?? output block1)
right-to block4)
right
TO (?? input block2)

Fonts on color screen

(funcall color-view :set-font-map (list fr8))
smaller
(or Bigfnt)
bigger

(format color-view "foobar")
prints foobar on color screen

window info
Lm wind; window #SP
~~window #SP~~

DPL Draw

win for reviving → (Internal-based startup)

Files

~~BLK Com~~
BLK Buil
BLK Bas
BLK INET
BLK Wind
BLK Com

PRIMOB prototype
Database
Jobs
→ Buffer structure

Daed stealing

DPL:Default-layer-list

;method DaedPane :combined init

flavor Bucky-Pane

is in InitDaed

in Daed startup: Screen-Rounding-mode

Daed-interaction-pane
Window-Command list
in BLKBAS
BLKCOM

Bucky-table

Daed-color-screen

in Do-it → in Internal-daed-startup the-empty-list?

Daedalus-running

Screen-list

& rebuild-types

Setf ?

buffer-list
View-list
color-to-LW

refresh

in method daed-status pane show-status

View-name
Cell-value?
assigned?

:property poly-connect
Draw-box
Diff-or-find

Button-view-list
View

DPL:Def daed com

BBox-from-instance

hack up parameters in LLKCOM

put Block" in
Layer-default-size,
& Default-size-for-layer-2
← Run-Rule

Interpreter in "OBJ:make"
make-a make-named

```
(progn ;compile
 (defun (Bla maker-function) (&rest
                              party...))
 (defstype-Block 'Bla
                 '((pre-proc bea-pre-proc)
                   (post-proc bea-post-proc)
                   (parsing-params (Uery 7)(width 7))))
 (def 'Bla 'maker-function))

'Bla)
```

cont-part left

out $\overline{nreg + nwr} = reg \cdot wr$

Rt $\overline{reg \cdot wr}$

cont-part 2

out

$\overline{reg \cdot wr + \phi_2}$

$\overline{reg \cdot wr} \cdot \phi_2$

$\overline{reg \cdot wr + \phi_2}$

$reg \cdot wr \cdot \phi_2$

glue documentation

glue-cell without metal



glue-cell



cont-part 2



nreg from meta control
nwr from common bus
ϕ_2 from common bus

wr-out goes to phi2wr on glue-cell

$\vec{rd} \cdot \vec{wr} = \vec{sH}$

$\overline{\vec{sH} \cdot \phi_1 \cdot init} = \overline{\vec{sH} \cdot \phi_1 + init}$

$\vec{wr} \cdot rd$

control-reg-cell



shiftonphi1





This array initializes by filling the registers with highs.

Then it fills up by shifting ($\overleftarrow{SH}$) in lows.

$$\overrightarrow{SH} + NSH = r \cdot \overline{w} + \overline{r} \cdot \overline{w} + r \cdot w$$
$$= \overline{\overline{w} \cdot w}$$
$$= \overleftarrow{SH}$$



repeat for longer r/w duration to test completely.
go to pre-full ①

Check pre-empty + pre-full

check if correct data

write in data

wait a while, check that pre-empty + high
pre-full is low

To Test chip

ϕ_1

PI

(load "router; pi") or pilla

~~Kan~~ in (router; piman doc) is an short example

in deed (partg aa two-fets)
under extra-fet
(prepare: router (>> aa))
(run-router aa)
(convert problem (>> aa)
refresh menu

~~Kpi~~ ~~s~~amples in good test

(~~88~~ 99-on)

~~tes~~

(?? connection-points main-regs)
next-state)

(the role-names (??))

5chip 3; lod ?

~~(load " IC, unpath init")~~

(load "5chip 3; dpath defsys")
(test-main-regs)
indents

pickaly

'ni

For π to make it:

accept advise

aesthetics

incremental

1. adj modules slowly
2. have monotonic behaviors
   ie when moving two blocks closer have them get harder to route
3. Have it ask to reroute if changes in big plan are changing time to tweaking.

Tell where extra space is (for hand optimizing

- Key (hard-wire or not) data-enable-lines

(clock-circuits
bottom-pads
data-bus-routing
pins left-external-bus

Fab lab)

RPREP

(initialize-plas())
; if "field" error

(do (hardwire gnd-wiring)

(print "Scheme 84

fake objects

Butali; Fake >

~~Fak~~

(load

(*path (?? obj))

Fakeobj defcells
↑ parts of scheme

(load in order
butli; lmutil qfasl
(load b; "zwei"
(load b; "sys"

butli "plas >"

"Schip3; sysdef >"
<super> E ~~comple~~ evals buffer
(:load-system fake
?(:load-system plas)

schip3; hog placement & routing of vda cnd
in hog (schip-part name (real-part fake-part)) depends on faking it
layout is def of 2nd layer down



diff-metal 1.4Ω/μ²

metal cap 2×10^{-5} pF/μ² or 5×10^{-5}

diff cap area 7×10^{-5} pF/μ²
perfect 20×10^{-5} pF/μ

xor



6μ × 1000μ
6000 μ²

metal capacitance

(for 3 transistors

6000 μ² metal

24 μ perfect dif × 24

36 μ² dif × 24

8 μ

C

12000×10^{-5} pF

4800

16000

20000

.2 pF

600

Jim Cherry

Ho 16

1 to 4



1 →

Caps on Bit line B

24 bit 3-transistor RAM

per each cell		cap r	
metal cap	$3 \times 24\mu^2 = 72\mu^2$	~~$2\text{-}5 \times 10^{-5}$~~ $2\text{-}5 \times 10^{-5}$ pF/μ^2	3.6×10^{-3} pF
diff sidewall	$6 \times 4\mu = 24\mu$	20×10^{-5} pF/μ	4.8×10^{-3} pF
contact	1 contact	150×10^{-5} pF/contact (guess)	$.15 \times 10^{-3}$ pF
diff field	$36\mu^2$	7×10^{-5} pF/μ^2	2.5×10^{-3} pF

~~+1.05~~

1.61×10^{-2} pF

Total cap on a transistor

.26 pF

10kΩ/μ^2

15800 cycle/sec

~~48~~

1.5 K

3 mA


Addr
R
200
001
R
W
PR
R
R
2/2
4/2
4/2


PR
R
W


output Bit bus
k=8
bit
address
PR
input Bit
shared
write back refresh
PR
R
k=8
W
R
k=8
PR
R
PR



16

5/24

180

~~5/6 +10 slack~~

108

M/16

201

Booster


4
Decoder
wr
output
control
24
16
3T RAM
refresh/
write
select
A
B
ALU
select
3T RAM
addresses
8


2·24·7+30=366λ
5
Decoder
512·7+20=
100
16
24
144λ
3T RAM
696λ
refresh/
write
6
select
Storage
refresh
ALU
N
4
select
2
3T RAM
4
Decoder
29λ


4/16 decoder
254λ
4·7·2+20
76λ


selector
4·16+20
464λ
4·7+10
=36λ


1 Decoder
3 Trans Ram
Bit lines
PR
R
BR
bit Address
output
1-PR
wr
input bit


MUX
shared

James Cheng



ALU



$\equiv F$

$\bar{A} \cdot \bar{B} = A$

F_0	F_1	F_2	F_3	out	
0	0	0	0	$\bar{B}$	0
0	0	0	1	$\bar{B}$	0
0	0	1	0	B	0
0	0	1	1	T	0
0	1	0	0	A	0
0	1	0	1	[illegible]	A+
0	1	1	0		
0	1	1	1		
1	0	0	0	M	0
1	0	0	1		
1	0	1	0		
1	0	1	1		
1	ϕ	0	0		
1	1	0	1		
1	1	1	0		
1	1	1	1		

$=$





Decoder



selector







16



26/2 = 13 λ

need

5/24 decoder

↑ ↑

binary word | 1 bit high rest low

3 of 4/16 decoder

must be as flat as possible



24.7+30

ram cell (6λ storage)



Area = 261 λ^2

Total size (1st approx)

height = 250λ

width = 696 + 30 + 254.3 = 1488

figuring decoders end to end

selector





if metal & diff →

↔ 7λ/per selection line
possibly 6 λ/per

↕ 5λ/per selected lines

16 bit selector



If metal → poly ↓

↔ 4λ/per + 10

↕ 7λ/row selected line

slower (long poly path)



River route



↕ : *spacing* + *width*

metal = 6
diff = 5
poly = 4

if mix poly + metal
maybe 2.5 λ per line



Area = 1350λ · 350λ = 472 000λ²

1 cm × 1 cm max size of chip

500 kλ² · (2μm/λ)² = 2000 k(μm)²

μm = 10⁻⁶m = 10⁻⁴cm

= 2 × 10⁶ (10⁻⁴cm)²

= 2 × 10⁻² cm²

= .02 cm²

put on 50 of these without wiring

Use of Central Proc.

Registers names

keep 3 address of friends:
- tic
- tac
- toe
- X
- Y
- Z

output-to: target
output-data: out

messages arrive here:
- tic-in
- tac-in
- toe-in
- null contains 0

Flag names

condition flags that you can test:
- tic-full
- tac-full
- toe-full
- out-full
- a
- b
- c
- true

for global sync. → global

"Ored" with all other globals in machine → false

When message arrives goes into {tic-in, t-in, t-in} + sets tic-full

To send: put data in out
put address in
out-full is set

Code for Simulator 2/23

```
'inst= (Add <Ed-#> A B S D)

       (move  2  A B)

(Assemble  'inst)   (assemble '(prog (Add  )
                                     (     )
                                     (     )))

(Run (Assemble 'inst))

(repeat  I  1  23
         (Add I - -))
              Does with I = 1, 2 ... 23)
```

$A \subset U \quad B \subset U \quad AB$

$A \cup B \cup AB$

Bool A B → A

Bool A F → A

ADD A B → A

SUB A B → A

AND (length A) → F which is and A B → F x24

OR (length A) → F which is OR A F → F x24

compare (length A, len B) → F which is A·B·F + Ā B̄·F → F x24

F → A

A → F

B → A

F → F

F → A, A → F

inc A → A

dec A → A

permute A → A hack by calling → (A,A); good for shift

0 → A

1 → A

0 → F

1 → F

Possible want: shift-more (length A) → B

EQ = $\overline{XOR}$

F_1	F_2	F_3	
0	0	1	$C \cdot (\overline{EQ} \; A \; B)$ compare
0	1	0	$AC + AB + \bar{B}C = MAJ(A\bar{B}C)$ subtra
1	0	0	$AC + AB + BC = MAJ(ABC)$ Add
0	0	0	AC
1	1	0	$A + C$


F3
C
A
B
C
A
B
F2
C
B
A
B
A
C
A
B
C
B
F1
CARRY

F_4



	F	A
F_1 = max (A B F)	F	
F_2 = min (A B F)	F	
F_3 = comp (A B)	0	
F_4 = Shiftleft (A B)	F	



F_3 F_1	
0 0	0
1 1	1
1 0	A
0 1	$\bar{A}$

Function Box





$$A \cdot \overline{F_0} + \overline{A} \cdot \overline{F_1} + B \cdot \overline{F_2} + B \cdot \overline{F_3}$$

selector 16/1



idea:









Execute Instruction

(way to individually program an ALU, take instruction from flag

one per cell




sel
valid before ready, after write

CHERRY-RAM®



4 phase, non-overlapping clock

Read on ϕ_2, Write ϕ_4

Heart (1 per chip)









b

Bootstrap driver





Large Dynamically Allocated register
System



Size:

sh reg 50 bits x #of mess leg

crossbar input
K inputs
1 + delay of sh reg
1 or K bypass

use:
transparent: bypass string
problems: would need K bypass paths

longstring system
tie each string output to input of next
(assuming bi-directional registers — or alternating registers)
- use only every n^th input

~~[illegible]~~ flue
use long string idea but can take off the output from anywhere (the head of string
prob: using alternating scheme, can only take odd # messages

pos with many gens, don't [illegible] where its [illegible] next gen
where [illegible] (~~[illegible]~~ unnecessarily)
limitation [illegible]

batuli

(load "sys")

(load batuli)

(load "pla")

(load "make-system 'pla)

(1k small-selector

To specify Pla for John Bat



need n, List (combination of n inputs to turn on 0th element of
" " " " " " " " 1st " " "
:
).

ie if want 0001 to turn on line 0 then
0101 " " " " line 1
4, (0001 0101 ...)

$\phi_1 = PC_1$

$\phi_2 = Read$

$\phi_4 = wr$

$\phi_3 = PC_3$



up-down lines needed

RAM

$R \quad \phi_4$

$VDD \quad \phi_1 \bar{\phi}_4 \phi_2$ Selector lines $\cdot \phi_2$

Common store

$\phi_3 \quad \phi_2 \quad \bar{\phi}_4$

Flag register






selector
write
ϕ_2(Read)
PR-1
Bit
ϕ_1
ϕ_2
$\bar{B}$
Or


PR-1
$\bar{B}$
ϕ_2
sel
PR-3
$\uparrow B$
$\bar{B}$
ϕ_3 Wr



ϕ_1 Precharge before Read (short)

ϕ_2 Read inputs through ALU (long)

ϕ_3 develops the bit to send back (ALU must be finished before this) in May the selector change state to select bit to write back to.

ϕ_4 write bit back into ram









PR
ϕ_1
ϕ_2
ϕ_3

111 Ivey St.



XOR industry gate

XOR

A	B	C	A⊕B⊕C
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

$\Rightarrow \bar{A}\bar{B}\cdot C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$

A

XOR

$A \oplus C$

$\bar{A}\bar{B}C + \bar{A}B\bar{C} + AB\bar{C} + A\bar{B}C$

Security

Pla alupla

XOR








WF
12


WF
16



~~0 0 0~~ $x = a \oplus b \oplus c$ = parity $y = maj(a\,b\,c)$

~~0 0 0~~ $x = \bar{c}$ $y = b$

0 1 $x = y = a \wedge b \wedge c$

1 0 $x + y = a \vee b \vee c$

1 1 $x = b$ $y = (a \oplus b) \wedge c$

1 1 1 $x = c$ $y = b$

$a \oplus b' = \overline{a \oplus b}$

0 0	0
1 0	1
0 1	1
1 1	0

1 1 1

0 = 1

$A \oplus B \oplus C = ABC + \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C}$

$maj(ABC) = ABC + AB\bar{C} + A\bar{B}C + \bar{A}BC$

1 1 1 1

A B C A⊕B



Bit cycles — 1 bit info

Message cycle — message delay rec.

Delivery — permutation of all messages in the system

AND plane output

$A\bar{A}B\bar{A}C$

A

B

C

$D\bar{C}$

$\bar{D}C$



$(A\bar{B} \cup \bar{A}B)\cdot\bar{C} \cup (\overline{A\bar{B} \cup \bar{A}B})C$

$A\bar{B}\bar{C} \cup \bar{A}BC \cup \overline{A\bar{B}} \cdot \overline{\bar{A}B}\,C$



$D\bar{C} \cdot A\bar{B} \cup \bar{D}C$

$maj(A,B,C)$

$AB\bar{C} \cup A\bar{B}C \cup \bar{A}BC$

$maj(ABC) = (A \oplus B)C + AB$

ALU



instruction set

c1	c2	c3	X	Y
X	0	0	$a \oplus b \oplus c$	$maj(a\,b\,c)$
X	0	1	$a \wedge b \wedge c$	$a \wedge b \wedge c$
X	1	0	$a \vee b \vee c$	$a \vee b \vee c$
0	1	1	b	$(a \oplus b) \wedge c$
1	1	1	c	b


BAT
GND
BAT
BAT
BAT
BAT
GND
GND

Stix

(load "ml:mjsky;stixed")

(stix-edit)

purple = buried

x-help

x-thick - expands to real thickness

<help>

x-translate goes to Opl

x-clear

x-scale

(center-mouse)^2 : center at that point

(center-mouse)^3 : center object

ne edit part

np instantiate a part

nx x-dim compaction

restart

(ch...init) clears buffers

(stx-edit) startup

can use *.press
forms yeah

BKcell
BKcellf
BKchip

Empress <#/e fn. Prcss

redraw/mm
merge.

Pressedit $lides.Prcss ⇐ foo.press . . . . .

destination
filename

A/to

Programs calling (Draw 8/2 gives finer grid
Draw
redraw
empress
neptune ~ Dired

ashley's password
Frobnitzle

file types
.draw → redraw
.press →
→ done by empress

circle.draw has circles in it

in draw
^G grid for boxes
^T changes text cursor placement
<Tab> = ^L
left button = exact point
middle button: ~~post~~ on ~~near~~ est object
right button = ~~straight line~~ nearest grid point nearest cursor

^W ~~write~~ write in file trash.draw
^R read in file trash.draw
^U undo
^Q Quit

Pads in "schip3;pads"

iopadbuffered

poly
diff
metal

enable - input bottom (use it as input)
enable - output

ALU PLA Description

1) two cases decode instruction set and select among all of the replys and ie 2 plas

2) or one large PLA

1) instr PLA input $c1\ c2\ c3$

output: 1 is high if

2	$\overline{c2} \cdot \overline{c3}$
3	$\overline{c2}\, c3$
4	$c2\, \overline{c3}$
5	$\overline{c1}\, c2\, c3$
	$c1\ c2\ c3$

∴ need only AND Plane



compute PLA

1 < (Break) >

page +2


VDD
GND


GND
VDD
VDD
VDD
GND
GND

Super Buffers & BRAM Driver





PLA PLA

$D = A \oplus B$

	min terms	outputs / And planes lines
$X = \bar{c}_2 \bar{c}_3 DC + \bar{c}_2 \bar{c}_3 \bar{D} c$	2	1, 2
$+ \bar{c}_2 c_3 abc$	1	5
$+ c_2 \bar{c}_3 (a \cup b \cup c)$	3	4 5 6
$+ \bar{c}_1 c_2 c_3 b$	1	7
$+ c_1 c_2 c_3 c$	1	8

$Y = \bar{c}_2 \bar{c}_3 (DC \cup AB)$ 2

from Y: $\bar{c}_2 c_3$, $c_2 \bar{c}_3$

$\bar{c}_1 c_2 c_3 DC$	1
$c_1 c_2 c_3 b$	1
	12



Size: $\frac{1}{2}$

calculations

selector 16×5 = 80 = 120

ALU 16 = 408
24×17 = 50
= 24

RAM
RAM
Flag

1000

40 | 1000

175

reader
reception ready
rec ready
rec ack

chip
send req
send couple

4 sel | 5 Ra | 4 sel | 6 ALU | 4 sel | 0 fg | 4 sel = 27 bit instruct from [illegible]

1 if "or" happens (PO Box enable)

4 inst PO BOX to override if "or" happens

4 ϕs

3 [illegible] ([illegible])

1 bias [illegible]

2 global bit out
  1 to [illegible]
  1 to rest of machine

1 data line comd bidir
  yes your message was recieved

4 bits to select processor comc

→ 1 control in (enable to decode)

~~1 yes your message is recieved~~

18

Bidir comd

recieve: Stand 24 data
24 addr
1 message [illegible]

recieve 24 data

reciever [illegible]
([illegible])

Send:
[illegible] decides [illegible]
if no one wants it 000..0 message

Flags

Daisy 3.1









Global wire or 0 3.1

One row-colour select



One wire or




clock
metal
clocks
Read/write
poly
RAM A
control
RAM C
control
Selector
Selector
metal
metal
inputs
ALU
Flag
clock
outputs

"AI: RSG; Hinge load"



IN

2700

RAM chip

Pads

in

4 sel A

4 sel B

4 RAM RD+WR

3 RAM Driver 1 per Row

3 Ram Driver 3 per cell

2 VDD + GND

out

1 A standard out

1 B out

1 extra A out

---

21 Pads





Left-connect
precharg-top vdd-top and-top
Precharg-bottom vdd-bottom gnd-bottom

Ram-driver
GND-top-left read-top-left write-top-left and-top-right read-top-right write-top-right
GND-bottom-left

super-buffer
vdd-connect-top
GND-connect-top
in

out

Ram-cell-6
Read-top write-top



Read-bottom write-bottom

~~Flop~~ selector special-(left right)-selector
in-1 . . . . in-16

super-buffer vdd-connect-top
GND-connect-top
GND-connect-bottom

flag - rewrite-driver

read-top gnd-top-left

gnd-bottom-left vdd-top

phi1-top

write-top

NOP-top

~~gnd-top-right~~ gnd-top-right

a-out
(poly contact)

a-in (diff)

special-row-with-drivers

gnd-line



use 2nd poly



Pads

4 Bsel-in

4 or 5 in Ram Stuff

4 Asel-in

phi1-in
a-out

Alu-in
NOP

Precharge-in
Bout

read-in
write-in

8

8 in

2 [in
out

in phi
in Bit in 3
out]

~~wr-clock~~

4 in
↑
Ram

in in NOP
wr rd

6

Pads

B-select-0 B-select-1 ... B-select-N A-select-N ... A-select-1



Precharge
B-out

write
Read
Phi1
a-out
~~b-out~~

RAM-read-1
RAM-write-1
RAM-read-2
RAM-write-2
Bit-in
NOP

VDD – Bot. – 23, – 47

VDD– Top – 23, 13

Need
feedback
SIMD
machines











controler
Program
+
data

Von Neuman

SIMD

Thesis:

Alto diagrams

- ✓ bkalu.draw — dalu ✓
- bkcell. — dcell ✓
- bkcellf. — dcellf ✓
- ✓ bkchip. — dchip ✓
- ✓ bkcm — dcm ✓
- bkcmf
- bkglobal
- ✓ bkram — dram ✓
- bkrambr.draw + .il



bkdcm.draw

connection machine = dcm

Bk von.draw


ϕ_3
ϕ_2
ϕ_1
ϕ_4

ϕ_2
ϕ_1
ϕ_3


ϕ_3
ϕ_4
ϕ_2
ϕ_2


ϕ_2
sel
ϕ_3
ϕ_4
1
2


ϕ_3
ϕ_2
ϕ_4


ϕ_3
reg cell
ϕ_2
ϕ_1


XOR


in
in
in
bi
in
bi
in
in
in
in
in
in
in
in
in
Free
GND
com C
V, H, H
Global
VDD
com D
ϕ_4
ϕ_2
ϕ_3
GND
inhibit toggle
VDD
GND
ϕ_3
ϕ_2
ϕ_1
out
bi
out
Free
inhibit, inhibit
com inhibit, com inhibit
bi
Free int emulate
default sel
4 in
1 out, 1 out
r/w sel
4 in
1 bi, 1 bi
36 pads


VDD
conc V in
conc trop in
Q4 Q2 Q3
inhibit trop in
inhibit trop out
sel in
GND
VDD
comD bi
comD gate in
free in
inhibit bi
inhibit gate in
inh. bit ratm out
defeat out
6
free int bi
free int gate in
free out
6
Global inhibit out
inhibit gate
NEWS
GND
conc bottom in
Q3 Q2 Q4
inhibit bottom out
defeat out
sel in
VDD


LAYOUT
VDD
GND
out


flag in


A
B
A
3

Flags 1/7/83

after phi-2 → 0
after phi-2 → 1



Flag → Alu (out)

8 in [illegible] sel
inh = 0 to 3   sel = 0 to 3

Flag in-out — in
[illegible] bi.
Come — out
— out
Daisy
F6 — bi
F5 — bi
F4 — bi
2
F3 — bi
Com in
F2 — bi
N — out
Q — out
Global — bi
E — out
F1 — bi
F0 — bi
W — out
S — out

6 pos. [illegible]
[illegible] 7
Pleas. [illegible]
5
5

GND	Carry [illegible]	ϕ_3	Global	Come Bus	ϕ_4	ϕ_2	inhibit toggle	[illegible]	[illegible] NEWS	VDD
in	in	in	in	in	in	in	in	in	in in in in	in

[illegible]


N E BUS
1 1 1 1
bus 20
19 16 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 bus 0
GND
Φ3 Global VDD Core Bus Φ4 Φ2 Φ3 GND inhibit toggle VDD GND Φ3 Φ2 Φ4 VDD GND Φ3 Φ2 Φ4
in carry
Flag inhibit in
F0
F1
Global
Φ
F2
F3
F4
F5
ROM E
Flag inhibit out ∧Φ3
Flag inhibit RAM

24 pads


10
carry
ϕ_3 (in)
inh-out
8 sel
out
2
in Global
in carry
inout
in 2
Flag
comm Bus
ϕ_4
ϕ_2
inh toggle
Parity
Comm in
N
E
W
S
in in in

selector.lisp

Flag-section.lisp

<Kaller.cm>Chip.lisp

Chip-pads.lisp

load.lisp

<.cm> Selpke

R-C constants in nMos

	R	C
poly	20Ω/□	~~6.3×10⁻³~~ 6.9×10⁻³ pF/cm² = 6.9×10⁻⁵ pF/μm²
diff field		7×10⁻⁵ pF/μm²
diff sidewall		20×10⁻⁵ pF/μm
metal		8.5×10⁻⁵ pF/μm²
contact		150×10⁻⁵ pF/contact

global
carry

Phi 3 in-out inh-Omni inh-3 sel O-sel-3

in ≠ out
Chg-out

Comm-bus phi-4 phi 2 inh-toggle daisy Comin n-in c-in win s-in





$S \triangleq \frac{W}{L} \quad \frac{L}{W}$



4/2 / 2/4 = 4



4/2 / 4/2

2/4 / 4/2

4/2



2/4 / 4/2

4







input 1
input 2

$\overline{Bit\text{-}in}$

10 pad buffered





∴ input 2 = input pad enable

H = input pad



input 1 = H ⇒ output pad enable

I O Pad buffered





RF = 50Ω

Ram Rd + write poly lines

if 4 cells high



3λ for Rd, 8λ for write

125λ poly, 80λ gate

250Ω/poly = 12500Ω

12.5 kΩ

at 1.5 μ/λ

2λ × 125λ poly = 200μ · 3μ = 600 μ²

PW λ × Pl λ = 225 PW Pl × .4×10⁻⁴ pf = 2.400 × 10⁻¹ pf

2λ × 80λ gate = 125μ × 3μ = 375 μ² = 1.5 × 10⁻¹ pf

PW × 12·w = 2.25 PW · 12·w μ² · 4×10⁻⁴ pf



~~3.0×10⁻¹ pf~~

4×10⁻¹ pf

Rd + write lines

2.25 PW Pl × .4×10⁻⁴ + 2.25 PW · 12w · 4·10⁻⁴ pf

= PW Pl ×10⁻⁴ + 112 Pw · w ×10⁻⁴

Capacitance of poly lines

(Pl + 112 w) PW ×10⁻⁴

Rd

lengths in λ

Pl = 125

PW = 2

w = 5

(125 + 600) 2 ×10⁻⁴

1500 ×10⁻⁴

pf = 1.5 ×10⁻¹ read lines/processor

wr

Pl = 125

PW = 2

w = 2

325 × 2 ×10⁻⁴

= .7×10⁻¹ write lines/processor

5" / 12" / 2.5 w/in² / 5 cm²/in²

metal capacitance in selectors / processor



M_W width of metal $= 3\lambda$

M_L length of metal $= 125\lambda$

GW width of gate $= 6\lambda = 5$

GL length of gate $= 2$

A_p area of poly $= 16 + GL(3+GW)$



$16 + GL(3+GW)$

metal line cap

$M_W \lambda M_L \lambda = 2.25 M_W M_L \lambda^2$

$= M_W M_L \times 10^{-4}$ pf

poly line cap

gate $= GW \cdot GL \cdot 2.25 \times 10^{-4}$ pf

$\approx 10\, GW \cdot GL \times 10^{-4}$

rest $= A_p \cdot .4 \times 10^{-4}$

$= (7 + .4 GL(3 \times GW)) \times 10^{-4}$

total cap $= [M_W M_L + 7 + .4 GL(3 \times GW)]\, 10^{-4}$

$= 375 \times 10^{-4} = .37 \times 10^{-1}$ pf

total resistance $= M_L / M_W \times .03\Omega$

$= 100\Omega$

metal migration

1.5 mA / μ



$PL = 16 \cdot (MLW+3)$

$ML = 125 \lambda$

4000

6000 lb

ALU delays per ALU

instruction bits

mw = 3
ml = 125
pl = 100
pw = 2
gw = 4

Cap metal = mw ml · ×10⁻⁴ pf = 400 ×10⁻⁴

poly = pl pw ×10⁻⁴ pF = 200×10⁻⁴

gate = 4pw · gw ×10⁻⁴ pf = 32×10⁻⁴

600×10⁻⁴ pf / ALU

res

metal = ml/mw (.03Ω) = 10Ω

poly = pl/pw · 50Ω = 2500Ω

gate = since it's at the end of the line the R doesn't matter

= 2500Ω

decoder lines

pl = 100
pw = 2
gw = 4 (2 for poly + extra)

Cap: poly pl pw ×10⁻⁴ pF = 200 ×10⁻⁴ pF

gate
16 pw gw ×10⁻⁴ = 120×10⁻⁴ pF for gw=4

60×10⁻⁴ pF for gw=2

320 ×10⁻⁴ pF

260 for gw=2

Res

pl/pw · 50Ω = 2500Ω

ALU schematic W/L for ALU test chip



$C = 600 \times 10^{-4}$ pF/ALU
$R = 250\Omega$ /ALU
$RC = .150$ NS/ALU

$C = 64 \times 10^{-4}$ pF
$R = 800\Omega$
$RC = 5$ P

$C = 260 \times 10^{-4}$ pF
$R = 250\Omega$
$RC = .065$ NS

Suggest
2/4
4/2

$C = 320 \times 10^{-4}$ pF
$R = 250\Omega$
$RC = .080$ NS

$RC = T$

$P = 10^{-12}$
$n = 10^{-9}$
$\mu = 10^{-6}$

W/L 2/4 / 8/2 8/2

2/4/8


2/8
RAMA input


RAMA in
RAMB in
Flag in
RAMoutput
Flag out



Demands on flag circuit
during Read cycle must be able
to "feed through" many ALU's
(really it's before write



in Norm RAM bit => cond out, RAM out

6500μ x 2700μ 1.5μ/λ ~~~





write selector





Cards flags with decode on top (yeah)



7×7 (7×7+10)×2 20? (8×7+10)×3 68 10 ≈ 500

50 170 20 290 64

the decode on top means that if Buses are needed then one of its bits are put high, otherwise low

66
3
198



4/4 = 1

Cards flags with decoders inside (Yuk)





(Bit to inhibit Global to disable

Reasons for Debug
Test vectors
Transient errors – router / processor
Hard errors
router readout on screen case



PO Box bits

CLK
Instruction parity latch
Instruction latch
Bad wire (opt)
router readout
Chip select
Chip disable

want to write
~~[illegible] bits~~

Freeze ← opt
Bad wire ←
Chip disable ← per chip computable
Router reader ← opt

Separate grid for pads + shell
keep pad pads

Tape VDD

Instruction to latch into shift reg + start to read state
Instruction to shift
Instruction to put shift reg back



Router special mode to read state



Refresh cycle does not happe during Router cycle

24 Nov
PRM
Router
Enhancements

on daisy input < 0 / ring

read the ring (instruction)

make snap shot if hasn't happened

Bits in state

- 0 Bit
- wr Chip Select flip flop / Freeze F.F — per chip
- wr chip disable FF
- wr Router "Dump your guts mode"
- wr Bad wire — instruction phase 1 / Phase 2
- ~~bad parity~~
- PO Rx
- CIR flip flops
- router misc (message, msg out, msg ack)
- CIR eventually
- misc (global? News?)

Instructions

- Snap shot
- load into real register (POP)
- check parity → global (refresh) (crackle)
- ~~enable ring input (to ring)~~
- pull ring (with static shift reg)
- shift out put daisy

enter instruction

CPU



Safe RAM Stored Driver idea Bill 5/5/83



During ϕ_4 the bit line is pulled down or left high



30 + 6

8 + 4



$2^{\#parity} - 1 =$ total length

# of parity bits




Daisy
Even

also <kahle.space>kahle.prm

1, recent,,
Return-path: <VLSI@USC-ISIF>
Date: 12 May 1983 8:15AM-PDT
From: The MOSIS System <VLSI at USC-ISIF> (send requests to MOSIS@ISIF)
To: kahle@mc
Subject: TOPIC: m2na.prm

*** EOOH ***
Date: Thursday, 12 May 1983 11:15-EDT
From: The MOSIS System <VLSI at USC-ISIF> (send requests to MOSIS@ISIF)
To: kahle at mc
Re: TOPIC: m2na.prm

;PS:<MOSIS.INFO>M2NA.PRM.2, 29-Jan-83 15:10:13, Ed: B-SMITH@USC-ISIF

M2NA ISI Accutest, HP/Sierracin, NMOS/MC2, 3 in, 3u, (Level = 2)

10 wafers probed, total number of dies: 420

EXECUTIVE SUMMARY

Tst	Count	Mean	Sigma	Sig/Mean		
34	419	0.791	0.01	1.36%	(V)	Vth Large Enh (Vbs = 0)
45	360	-3.109	0.66	-21.14%	(V)	Vth Large Dep (Vbs = 0)
11	419	4.158	0.54	13.05%	(um)	Metal Width Narrow (3 Lambda)
84	305	3.000	0.20	6.67%	(um)	Poly Width Narrow (2 Lambda)
87	418	2.558	0.14	5.45%	(um)	Diff Width Narrow (2 Lambda)
65	376	1.986	0.19	9.74%	(V)	Vinv (K8)
69	339	2.393	0.13	5.26%	(V)	Vinv (K4)
80	372	18.489	3.93	21.27%	(MHz)	Ring Freq 5.0V

COMPLETE TEST RESULTS

Tst	Count	Mean	Sigma	Sig/Mean		
1	339	-3.092	0.65	-20.98%	(V)	Vth Dep Length 10L Width 2L
2	417	0.395	0.11	27.12%	(ua/v)	Slope Dep Width 2L
3	332	-3.010	0.56	-18.51%	(V)	Vth Dep Width 4L
4	416	0.843	0.23	27.26%	(ua/v)	Slope Dep Width 4L
5	335	-3.559	0.91	-25.55%	(V)	Vth Dep Width 8L
6	417	1.503	0.48	31.66%	(ua/v)	Slope Dep Width 8L
7	341	-3.437	0.66	-19.10%	(V)	Vth Dep Length 2L Width 2L
8	417	1.633	0.47	28.86%	(ua/v)	Slope Dep Length 2L Width 2L
14	419	0.780	0.01	1.18%	(V)	Vth Enh Width 10L Length 2L
15	419	12.296	0.68	5.52%	(ua/v)	Slope Enh Length 2L
16	418	0.787	0.01	1.19%	(V)	Vth Enh Length 4L
17	418	6.436	0.18	2.83%	(ua/v)	Slope Enh Length 4L
18	419	0.796	0.01	1.40%	(V)	Vth Enh Length 8L
19	419	3.235	0.06	1.89%	(ua/v)	Slope Enh Length 8L
20	331	-3.623	0.71	-19.57%	(V)	Vth Dep Length 2L
21	419	8.053	2.47	30.64%	(ua/v)	Slope Dep Length 2L
22	338	-3.207	0.53	-16.46%	(V)	Vth Dep Length 4L
23	419	5.063	1.43	28.24%	(ua/v)	Slope Dep Length 4L
24	344	-3.058	0.59	-19.35%	(V)	Vth Dep Length 8L
25	417	2.885	0.81	28.20%	(ua/v)	Slope Dep Length 8L
26	418	0.847	0.01	1.68%	(V)	Vth Enh Length 10L Width 2L
27	416	0.451	0.02	4.36%	(ua/v)	Slope Enh Width 2L
28	418	0.812	0.01	1.06%	(V)	Vth Enh Width 4L
29	418	0.955	0.03	2.66%	(ua/v)	Slope Enh Width 4L
30	418	0.800	0.01	1.11%	(V)	Vth Enh Width 8L
31	418	1.982	0.04	1.78%	(ua/v)	Slope Enh Width 8L
32	417	0.822	0.01	1.38%	(V)	Vth Enh Length 2L Width 2L
33	417	2.198	0.16	7.31%	(ua/v)	Slope Enh Length 2L Width 2L
34	419	0.791	0.01	1.36%	(V)	Vth Large Enh (Vbs = 0)
35	419	2.620	0.03	1.18%	(ua/v)	Slope Large Enh (Vbs = 0)
36	419	52.404	0.62	1.18%	(ua/v**2)	Kp Large Enh (Vbs = 0)
37	419	1.142	0.02	1.41%	(V)	Vth Large Enh (Vbs = -1)
38	419	2.537	0.03	1.23%	(ua/v)	Slope Large Enh (Vbs = -1)
39	419	50.748	0.62	1.23%	(ua/v**2)	Kp Large Enh (Vbs = -1)
40	419	0.751	0.02	2.73%	(V**-0.5)	Gamma Lg Enh (Vbs = 0,-1)
41	419	1.460	0.02	1.41%	(V)	Vth Large Enh (Vbs = -5)
42	419	2.456	0.03	1.26%	(ua/v)	Slope Large Enh (Vbs = -5)
43	419	49.111	0.62	1.26%	(ua/v**2)	Kp Large Enh (Vbs = -5)
44	419	0.293	0.01	2.89%	(V**-0.5)	Gamma Lg Enh (Vbs = -1,-5)
45	360	-3.109	0.66	-21.14%	(V)	Vth Large Dep (Vbs = 0)
46	419	2.403	0.56	23.47%	(ua/v)	Slope Large Dep (Vbs = 0)
47	419	48.054	11.28	23.47%	(ua/v**2)	Kp Large Dep (Vbs = 0)
48	330	-2.772	0.23	-8.13%	(V)	Vth Large Dep (Vbs = -1)
49	411	2.359	0.62	26.26%	(ua/v)	Slope Large Dep (Vbs = -1)
50	411	47.171	12.39	26.26%	(ua/v**2)	Kp Large Dep (Vbs = -1)
51	325	0.296	0.13	44.43%	(V**-0.5)	Gamma Lg Dep (Vbs = 0,-1)
52	333	-2.520	0.21	-8.42%	(V)	Vth Large Dep (Vbs = -5)
53	413	2.358	0.62	26.45%	(ua/v)	Slope Large Dep (Vbs = -5)
54	413	47.159	12.48	26.45%	(ua/v**2)	Kp Large Dep (Vbs = -5)
55	370	0.292	0.22	73.99%	(V**-0.5)	Gamma Lg Dep (Vbs = -1,-5)
56	419	0.027	0.00	10.54%	(nA)	Idss Large Enh
57	420	106.379	7.26	6.82%	(pF)	Gate Capacitor (Vgate = 5V)
58	415	0.028	0.04	125.50%	(nA)	Gate (Cap) Leak
59	344	0.335	0.14	42.59%	(V)	Vout Z Pulsed (K12)
60	0	0.000	0.00	42.59%	(V)	Vinv Pulsed (K12)
61	417	1.889	0.39	20.54%	(V)	Vinv (K12)
62	375	-10.112	2.57	-25.45%		Gain at Vinv (K12)
63	331	0.496	0.12	24.79%	(V)	Vout Z Pulsed (K8)
64	0	0.000	0.00	24.79%	(V)	Vinv Pulsed (K8)
65	376	1.986	0.19	9.74%	(V)	Vinv (K8)
66	376	-7.759	2.02	-26.00%		Gain at Vinv (K8)
67	419	5.000	0.00	0.03%	(V)	Vout high (K4)

68	338	0.381	0.09	24.34%	(V)	Vout low (K4)
69	339	2.393	0.13	5.26%	(V)	Vinv (K4)
70	334	-4.795	0.74	-15.43%		Gain at Vinv (K4)
75	418	12.998	0.79	6.06%	(V)	V Metalfield Vbs = 0, Id = 1ua
76	419	19.718	0.70	3.53%	(V)	V Metalfield Vbs = -1, Id = 1ua
77	1	19.240	0.00	0.00%	(V)	V Polyfield Vbs = 0, Id = 1ua
78	419	12.158	0.36	2.99%	(V)	V Polyfield Vbs = -1, Id = 1ua
79	372	18.721	3.56	19.00%	(MHz)	Ring Freq 4.0V
80	372	18.489	3.93	21.27%	(MHz)	Ring Freq 5.0V
81	372	17.964	4.21	23.42%	(MHz)	Ring Freq 6.0V
9	418	33.590	1.29	3.85%	(mOhm/sq)	Metal Sheet Resisitance
10	419	7.213	3.56	49.29%	(um)	Metal Width Wide (3 Lambda + 3 um)
11	419	4.158	0.54	13.05%	(um)	Metal Width Narrow (3 Lambda)
82	305	30.680	3.21	10.45%	(Ohm/sq)	Polysheet Resistance
83	305	5.939	0.27	4.59%	(um)	Poly Width Wide (2 Lambda + 3 um)
84	305	3.000	0.20	6.57%	(um)	Poly Width Narrow (2 Lambda)
85	419	42.542	0.62	1.45%	(Ohm/sq)	Diffusion Resistance
86	418	5.293	0.14	2.60%	(um)	Diff Width Wide (2 Lambda + 3 um)
87	418	2.558	0.14	5.45%	(um)	Diff Width Narrow (2 Lambda)
88	360	8.533	0.59	6.94%	(Ohm)	M/D Contact Resistance (1Ma)
89	415	0.006	0.04	633.12%	(mV)	M/D Contact Vsum (1Ma)
90	365	8.469	0.59	7.00%	(Ohm)	M/D Contact Resistance (10Ma)
91	4	0.304	1.14	375.78%	(mV)	M/D Contact Vsum (10Ma)
12	420	3.133	0.22	6.88%	(Ohm)	Buried Contact Resistance
13	416	1.013	0.32	31.56%	(mV)	Buried Contact Vsum
71	419	5.242	0.73	13.90%	(Ohm)	M/P Contact Resistance (1Ma)
72	418	0.025	0.01	30.77%	(mV)	M/P Contact Vsum (1Ma)
73	419	5.197	0.73	13.97%	(Ohm)	M/P Contact Resistance (10Ma)
74	420	-0.772	0.16	-20.98%	(mV)	M/P Contact Vsum (10Ma)

End of run
^_

tems. Designs implemented according to these rules are easily scaled and may have reasonable longevity.

2.7 ELECTRICAL PARAMETERS

By satisfying the constraints imposed by the design rules, designers may create circuit layout patterns with the knowledge that the appropriate transistors, lines, etc., produced by the wafer-fabrication process will be as originally specified in their layout patterns. To complete a design it is necessary to also know the electrical parameters of the transistors, diffused layers, polysilicon layers, etc., so that the performance of circuits can be evaluated. The resistances per square of the various layers and the capacitance per square micron with respect to underlying substrate are shown in Table 2.1. Note that the resistance of a square of material contacted along two opposite sides is independent of the size of the square and equals the resistivity of the material divided by its thickness. The tabulated values are typical of processes running in 1978. As the circuit dimensions are scaled *down* by dividing by a factor α, the parameters scale approximately as described in the table.

The relative resistance values of metal, diffusion, poly, and drain-to-source paths of transistors are quite different. Diffused layers and good polysilicon layers have more than one hundred times the resistance per square area of the metal layer. A fully turned-on transistor has approximately one thousand times the resistance of the diffused and polysilicon layers. The capacitances are not as wildly different as the resistances of the various layers. Compare the capacitances in Table 2.1 to the gate-to-channel capacitance, as a reference. The diffused areas typically have one fourth the capacitance per square micron. Polysilicon on thick oxide has approximately one tenth, and the metal layer slightly less than one tenth, of the gate-channel capacitance per square micron.

The relative values of the resistances and capacitances are not expected to vary dramatically as the processes evolve toward smaller dimensions, with the exception of the transistor resistance per square, which is independent of α.

Table 2.1 Typical MOS electrical parameters (1978).

Resistances		
Metal	$\approx$ 0.03 ohms/□	(Resistances/square scale *up* by α,
Diffusion	$\approx$ 10 ohms/□	as dimensions scale *down* by α,
Poly	$\approx$ 15-100 ohms/□	except that the transistor R/□
Transistor	$\approx 10^4$ ohms/□	is independent of α.)
Capacitances		
Gate-channel	$\approx 4 \times 10^{-4}$ pf/μm^2	(Capacitances/micron^2 scale
Diffusion	$\approx 1 \times 10^{-4}$ pf/μm^2	*up* by α, as dimensions
Poly	$\approx 0.4 \times 10^{-4}$ pf/μm^2	scale *down* by α.)
Metal	$\approx 0.3 \times 10^{-4}$ pf/μm^2	


A
A
A
A
1.2G
300Å
5X gate
250Å poly